DFC™ Design
Dual Frequency Confined™ Technology
Dual Frequency Confined (DFC) technology, employed in Lam's dielectric etch systems, is today's leading technology for critical front— and back—end dielectric etch applications for technology nodes from 180nm to sub—65nm. DFC technology enables Lam's dielectric etch systems to perform critical back—end processes, such as in situ oxide and low k dual damascene etch; critical front—end applications, such as high aspect ratio contact (HARC) and self—aligned contact (SAC) etch; and large open—area applications, such as gate mask open (GMO), spacer, and passivation etch. DFC technology also provides capability for emerging applications such as photoresist etchback for via—first dual damascene integration schemes.
How It Works
Dual Radio Frequency (RF) Source
The dual frequency power source provides enhanced process flexibility and allows for the etching of different materials, such as organic low k and oxide, in one chamber. Process results are impacted by changes in this ratio. As a result, this capability allows the flexibility to optimize processes.
Confined Plasma
Physically confining the plasma to an area directly above the wafer prevents chemical interaction with the chamber walls. The confined plasma can be described like a box within a box (see diagram), where the process chemistries and plasma are physically confined within a small area inside the chamber. The smaller inner—box volume has a uniform, low—residence—time plasma. Confinement eliminates the potential for polymer build up on the walls that may later flake off onto wafers being processed, causing contamination. Another benefit is lower consumption of process gases.
Clean—mode Operation
Confined plasma allows for the cleaning of chamber components after each wafer is etched using Lam's in situ Waferless Autoclean™ (WAC™) technology. The in situ cleans provide a consistent process environment that prevents process drift and ensures repeatable process results wafer to wafer and chamber to chamber (see chart). Lam's DFC and WAC technologies combine to provide clean—mode operation, which allows for multiple process steps to be carried out sequentially in one chamber. In situ processing can reduce the number of steps required for a typical via—first dual damascene scheme at 130nm by 50 percent, which reduces both process complexity and costs. In situ processing also reduces capital costs for an overall cost reduction of 10—20 percent (see diagrams).

View comparing costs of in situ versus integrated processing.
| In situ processing advantages | |||||||||
| 8—20% higher system output2 | • Reduced number of wafer transfers • Integrated flow has ~40secs additional time (stop process, move wafer & restart process) 2Based on dual dam. in—chamber time of 500—200 sec |
||||||||
| 8% lower cycle time for 4—chamber system | • 9% lower for 2 chambers 3Based on 25 wafer batch | ||||||||
| >60% more predictable cycle—time | • Single chamber failure (on a 4
chamber system) scenario; • In situ flow reduces output by 25% • Integrated flow reduces output by 50% |
||||||||
![]() |
|||||||||
|
|||||||||
In situ processing has 10% lower capital equipment costs Higher system output with in situ processing
In situ processing has 2.9 Million fewer wafer transfers
|
|||||||||
Low Residence Time
Not only is the DFC chamber kept clean with only small volumes of process gases used — chemistries are eliminated from the chamber quickly with a high—powered turbo—molecular pump.
Key Advantages
- Ability to process multiple steps sequentially in the same chamber (in situ); DFC systems are currently in production for in situ processing of via etch, via ash, and barrier removal in a dual damascene structure and for in situ processing of HARC etch, etch stop layer removal, and resist strip
- Broad range of application capability, from back—end dual damascene processes to critical front—end applications like HARC etch processes that have large open—area requirements such as gate mask open
- A consistent process environment and long—term repeatable process results due to short in situ cleans after each wafer is etched

